

### PIC18F6520/8520 Rev. A1 Silicon/Data Sheet Errata

The PIC18F6520/8520 Rev. A1 parts you have received conform functionally to the Device Data Sheet (DS39609**B**), except for the anomalies described below.

All the issues listed here will be addressed in future revisions of the PIC18F6520/8520 silicon.

The following silicon errata apply only to PIC18F6520/8520 devices with these Device/ Revision IDs:

Part Number	Device ID	Revision ID		
PIC18F6520	00 1011 001	00001		
PIC18F8520	00 1011 000	00001		

The Device IDs (DEVID1 and DEVID2) are located at addresses 3FFFFEh:3FFFFh in the device's configuration space. They are shown in hexadecimal in the format "DEVID2 DEVID1".

### 1. Module: I/O Ports (Parallel Slave Port)

While operating in Parallel Slave Port mode, the OBF bit (PSPCON<6>) is supposed to be set when a byte is written to either PORTD or LATD. It has been noted that OBF may not be correctly set when a byte is written to LATD. If the byte is written to PORTD, then the OBF bit is set correctly.

### Work around

To ensure the OBF bit is set correctly, write to PORTD rather than LATD.

### **Date Codes that pertain to this issue:**

All engineering and production devices.

### 2. Module: Core (DAW Instruction)

The DAW instruction may improperly clear the Carry bit (STATUS<0>) when executed.

#### **Work around**

Test the Carry bit state before executing the DAW instruction. If the Carry bit is set, increment the next higher byte to be added using an instruction such as INCFSZ (this instruction does not affect any Status flags and will not overflow a BCD nibble). After the DAW instruction has been executed, process the Carry bit normally (see Example 1).

### Date Codes that pertain to this issue:

All engineering and production devices.

### EXAMPLE 1: PROCESSING THE CARRY BIT DURING BCD ADDITIONS

MOVLW	0x80	;	.80 (BCD)
ADDLW	0x80	;	.80 (BCD)
BTFSC	STATUS, C	;	test C
INCFSZ	byte2	;	inc next higher LSB
DAW			
BTFSC	STATUS, C	;	test C
INCFSZ	byte2	;	inc next higher LSB
This is	repeated f	or	each DAW instruction

### 3. Module: External Memory Bus

When performing writes on the external memory interface, a short glitch is present on the  $\overline{LB}$  and  $\overline{UB}$  lines. The length of the glitch is proportional to Fosc and also may vary with process, voltage and temperature. The glitch occurs well before the WRH line is asserted and no adverse affect on the operation of the external memory interface has been observed.

### Work around

None

### **Date Codes that pertain to this issue:**

All engineering and production devices.

### 4. Module: USART

Writing to the USART TXREGx, faster than the baud rate in Synchronous mode, will overwrite the previous value instead of double-buffering as in Asynchronous mode.

### Work around

Load the first character into TXREGx and then wait for a TXx interrupt, or check the TXxIF bit before writing each additional character to TXREGx.

### Date Codes that pertain to this issue:

All engineering and production devices.

# Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS39609**B**), the following clarifications and corrections should be noted.

1. Module: Table 23-1: Configuration Bits and Device IDs

In Section 23.0 "Special Features of the CPU", Table 23-1 has been updated. Information in Note 3 has been changed and all changes are noted with **bold** text.

TABLE 23-1: CONFIGURATION BITS AND DEVICE IDS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	_	_	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_	1	_		BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300004h <sup>(1)</sup>	CONFIG3L	WAIT	_	_	_	_	_	PM1	PM0	111
300005h	CONFIG3H	_	_	_	_	_	_	r <sup>(3)</sup>	CCP2MX	<b>x</b> 1
300006h	CONFIG4L	DEBUG	1	_		_	LVP	_	STVREN	11-1
300008h	CONFIG5L	CP7 <sup>(2)</sup>	CP6 <sup>(2)</sup>	CP5 <sup>(2)</sup>	CP4 <sup>(2)</sup>	CP3	CP2	CP1	CP0	1111 1111
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_	11
30000Ah	CONFIG6L	WRT7 <sup>(2)</sup>	WRT6 <sup>(2)</sup>	WRT5 <sup>(2)</sup>	WRT4 <sup>(2)</sup>	WRT3	WRT2	WRT1	WRT0	1111 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	-		-	_	111
30000Ch	CONFIG7L	EBTR7 <sup>(2)</sup>	EBTR6 <sup>(2)</sup>	EBTR5 <sup>(2)</sup>	EBTR4 <sup>(2)</sup>	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(Note 4)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0110

 $\mbox{\bf Legend:} \ \, \mbox{\bf x} = \mbox{\bf unknown}, \mbox{\bf u} = \mbox{\bf unknown}, \mbox{\bf u} = \mbox{\bf unimplemented}, \mbox{\bf q} = \mbox{\bf value depends on condition}, \mbox{\bf r} = \mbox{\bf reserved}.$  Shaded cells are unimplemented, read as '0'.

- Note 1: Unimplemented in PIC18F6X20 devices, read as '0'.
  - 2: Unimplemented in PIC18FX520 and PIC18FX620 devices, read as '0'.
  - 3: Unimplemented in PIC18FX620 and PIC18FX720 devices, read as '0'.
  - 4: See Register 23-13 for DEVID1 values.

### 2. Module: DC Characteristics

In Section 26.2 "DC Characteristics: Power-Down and Supply Current", the specifications and conditions for parameters D025 and D026 have been changed (changes are shown in **bold** text).

26.2 DC Characteristics: Power-Down and Supply Current

PIC18F6520/8520 (Industrial, Extended)

PIC18LF6520/8520 (Industrial)

PIC18LFXX (Industria	-	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for industrial								
PIC18FXX2	<b>0</b> al, Extended)		andard Operating Conditions (unless otherwise stated)  operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param No.	Device	Тур	Max	Units	Conditions					
D025	Timer1 Oscillator	6.5	40	μΑ	+25°C					
(∆loscb)	PIC18F8520/8620	6.5	50	μΑ	-40°C to +85°C	VDD = 4.2V	32 kHz on Timer1			
		6.5	65	μΑ	-40°C to +125°C					
	PIC18LF6520/8520	2.1	4.0	μ <b>Α</b>	-40°C					
		1.8	4.0	μ <b>Α</b>	+25°C	VDD = 2.0V	32 kHz on Timer1			
		2.1	8.0	μ <b>Α</b>	+85°C					
		2.2	10	μ <b>Α</b>	-40°C					
		2.6	10	μ <b>Α</b>	+25°C	<b>V</b> DD = <b>3.0V</b>	32 kHz on Timer1			
		2.9	15	μ <b>Α</b>	+85°C					
D026	A/D Converter	<1	2	μΑ	-40°C to +85°C	VDD = 2.0V				
(∆lad)		<1	2	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, not converting.			
		<1	2	μΑ	-40°C to +85°C	VDD = 5.0V	Device is in Sleep.			
		<1	8	μ <b>Α</b>	-40°C to +125°C	<b>V</b> DD = <b>5.0V</b>				

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
  - 2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

### 3. Module: Table 26-4: Memory Programming Requirements

In **Section 26.0 "Electrical Characteristics"**, Table 26-4: Memory Programming Requirements, parameter D124 has been added and parameters D123A and D134A have been removed. Typical values for D123 and D134 have changed. Changes to the table are shown in **bold** text.

### TABLE 26-4: MEMORY PROGRAMMING REQUIREMENTS

DC Characteristics			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended						
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions				Conditions		
		Data EEPROM Memory							
D123	TRETD	Characteristic Retention	40	100	_	Year	-40°C to +85°C (Note 3)		
D124	TREF	Number of Total Erase/Write Cycles before Refresh	1M 10K	10M 1M	_	E/W E/W	-40°C to +85°C (Note 4) -40°C to +125°C (Note 4)		
D132B	VPEW	VDD for Self-Timed Write or Row Erase	VMIN	_	5.5	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	40	100	_	Year	-40°C to +85°C (Note 3)		

<sup>†</sup> Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


**Note** 1: These specifications are for programming the on-chip program memory through the use of table write instructions.

- 2: The pin may be kept in this range at times other than programming, but it is not recommended.
- **3:** Retention time is valid, provided no other specifications are violated.
- 4: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.


### 4. Module: Timer0 Block Diagrams

In Figure 11-1 and Figure 11-2 of the Device Data Sheet, the Timer0 Prescaler Assignment (PSA) bits are incorrectly stated. To remedy this, the bit values have been swapped as shown in the figures below.

### FIGURE 11-1: TIMERO BLOCK DIAGRAM IN 8-BIT MODE



### FIGURE 11-2: TIMERO BLOCK DIAGRAM IN 16-BIT MODE



# 5. Module: DC Characteristics (VDD Specifications)

The PIC18LFX520 VDD (parameter D001) specifications listed in **Section 26.1 "DC Characteristics: Supply Voltage"** of the Device Data Sheet have been changed.

The following table shows the current test limits (modified values are shown in **bold**).

### 26.1 DC Characteristics: Supply Voltage

PIC18F6520/8520 (Industrial, Extended) PIC18LF6520/8520 (Industrial)

	<b>F6520/852</b> ustrial)	0/6620/8620/6720/8720		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial							
	<b>6520/8520</b> ustrial, Exte			Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units Conditions					
D001	VDD	Supply Voltage									
		PIC18LFX520	2.0	_	3.3	٧	Timer1 oscillator enabled				
		PIC18LFX520	2.0	-	5.5	٧	V Timer1 oscillator disabled				
		PIC18FX520	4.2	_	5.5	5.5 V					

**Legend:** Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

### 6. Module: DC Characteristics

The following parameters in **Section 26.3 "DC Characteristics"** have been updated as follows:

- D032A has been changed and renamed D033
- D033 has been changed and renamed D033A
- D033B has been added
- D042A has been changed and renamed D043
- D043 has been changed and renamed D043A
- D043B has been added.

Changes are shown in **bold** text in the following table.

# 26.3 DC Characteristics: PIC18F6520/8520 (Industrial, Extended) PIC18LF6520/8520 (Industrial)


DC CHA	DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended				
Param No.	Symbol	Characteristic	Min	Conditions				
	VIL	Input Low Voltage						
D033		OSC1 (HS mode)	Vss	0.3 VDD	V			
D033A		OSC1 (in RC and EC mode) <sup>(1)</sup>	Vss	0.2 VDD	V			
D033B		OSC1 (in XT and LP modes and T1OSI)	Vss	0.3	V			
	VIH	Input High Voltage						
D043		OSC1 (HS mode)	0.7 VDD	VDD	V			
D043A		OSC1 (RC mode) <sup>(1)</sup>	0.9 VDD	VDD	V			
D043B		OSC1 (in XT and LP modes and T1OSI)	1.6	VDD	V			

- Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro® device be driven with an external clock while in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - **3:** Negative current is defined as current sourced by the pin.
  - 4: Parameter is characterized but not tested.

### 7. Module: Voltage-Frequency Graph

In **Section 26.0 "Electrical Characteristics"**, Figure 26-1 has been updated to clarify the voltage frequency for Industrial and Extended devices.

FIGURE 26-1: PIC18F6520/8520 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL, EXTENDED)



# 8. Module: External Clock Timing Requirements

External clock timing requirements for PIC18FX520 devices (Table 26-6, page 322) have been revised as follows (changes are shown in **bold** text):

TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Period	DC	40	MHz	EC, ECIO, PIC18FX520 (Industrial
			DC	25	MHz	EC, ECIO, PIC18FX520 using external memory interface (Industrial)
			DC	25	MHz	EC, ECIO, PIC18FX520 (Extended)
		Oscillator Frequency	DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator (Industrial)
			4	16	MHz	HS oscillator (Extended)
			4	10	MHz	HS+PLL, PIC18FX520 (Industrial)
			4	6.25	MHz	HS+PLL, PIC18FX520 using external memory interface (Industrial)
			4	6.25	MHz	HS+PLL, PIC18FX520 (Extended)
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKI Period	25	_	ns	EC, ECIO, PIC18FX520 (Industrial)
			40	_	ns	EC, ECIO, PIC18FX520 using external memory interface (Industrial)
			40	_	ns	EC, ECIO, PIC18FX520 (Extended)
		Oscillator Period	250	_	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	250	ns	HS oscillator (Industrial)
			62.5	250	ns	HS oscillator (Extended)
			100	250	ns	HS+PLL, PIC18FX520 (Industrial)
			160	250	ns	HS+PLL, PIC18FX520 using external memory interface (Industrial)
			160	250	ns	HS+PLL, PIC18FX520 (Extended)
			30	200	μs	LP Oscillator mode

### 9. Module: CCP

In Section 23.3.1 "Wake-up From Sleep", the list of peripheral interrupts which can wake the device from Sleep has been updated. From the list of 11 events, item 4 has been clarified and item 5 has been removed. The list now reads as follows:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt (capture will not occur)
- 5. MSSP (Start/Stop) bit detect interrupt.
- 6. MSSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- 9. EEPROM write operation complete.
- 10. LVD interrupt.

### 10. Module: Voltage Reference **Specifications**

In Table 26-2: Voltage Reference Specifications (page 317), parameter D311, VRAA, should be replaced with the following (specifications and conditions modified):

#### **TABLE 26-2: VOLTAGE REFERENCE SPECIFICATIONS**

Operating	Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).									
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments			
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb	_			

### 11. Module: OSCCON Register

In the OSCCON register (Register 2-1, page 25), the Reset value for the SCS bit (OSCCON<0>) was incorrectly stated as R/W-1 and has been changed to R/W-0

### 12. Module: Instruction Set (BTG)

In Table 24-1: PIC18FXXXX Instruction Set (page 262), the BTG instruction has been changed (change shown in **bold** text).

TABLE 24-1: PIC18FXXXX INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Status	Notes	
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	ENTED FIL								
BTG	f, <b>b</b> , a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

### 13. Module: A/D Converter Characteristics

In Table 26-25: A/D Converter Characteristics (page 340), specification A40 has been added:

TABLE 26-25: A/D CONVERTER CHARACTERISTICS: PIC18FXX20 (INDUSTRIAL, EXTENDED) PIC18LFXX20 (INDUSTRIAL)

Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions
A01	NR	Resolution		_	_	10	bit	
A03	EIL	Integral Lineari	ty Error	_	_	<±1	LSb	VREF = VDD = 5.0V
A04	Edl	Differential Line	arity Error	_	_	<±1	LSb	VREF = VDD = 5.0V
A05	EG	Gain Error		_	_	<±1	LSb	VREF = VDD = 5.0V
A06	Eoff	Offset Error		_	_	<±1.5	LSb	VREF = VDD = 5.0V
A10	_	Monotonicity		gu	aranteed	J <sup>(2)</sup>	_	VSS ≤ VAIN ≤ VREF
A20 A20A	VREF	Reference Voltage (VREFH – VREFL)		1.8V 3V			V V	VDD < 3.0V VDD ≥ 3.0V
A21	VREFH	Reference Voltage High		AVss		AVDD + 0.3V	V	
A22	VREFL	Reference Volta	age Low	AVss - 0.3V <sup>(5)</sup>		VREFH	V	
A25	VAIN	Analog Input Vo	oltage	AVss - 0.3V <sup>(5)</sup>	_	$AVDD + 0.3V^{(5)}$	V	VDD ≥ 2.5V (Note 3)
A30	ZAIN	Recommended Analog Voltage		_	_	2.5	kΩ	(Note 4)
A40	IAD	A/D Current	PIC18FXXXX		180	_	μ <b>Α</b>	Average current during
		for VDD	PIC18LFXX20		90		μ <b>Α</b>	conversion
A50	IREF	VREF Input Cur	rent (Note 1)	_		5 150	μA μA	During VAIN acquisition. During A/D conversion cycle.

Note 1:  $Vss \le Vain \le Vref$ 

- 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
- 3: For VDD < 2.5V, VAIN should be limited to <.5 VDD.
- 4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition times.
- 5: IVDD AVDDI must be <3.0V and IAVSS VSSI must be <0.3V.

### **REVISION HISTORY**

### Rev A Document (5/2003)

First revision of this document. Silicon issues 1 (I/O Ports), 2 (Core) and 3 (MSSP). Data Sheet Clarification issues 1 (A/D), 2 (Data EEPROM), 3 (Memory), 4 (Timer0), 5 (Pin Diagrams), 6 (MSSP), 7 (A/D Converter Characteristics), 8 (Electrical Characteristics), 9 (Low-Power Timer1), 10 (Table 23-1: Configuration Bits and Device IDs), 11 (Register 23-5: CONFIG3H: Configuration Register 3 High), 12 (DC Characteristics) and 13 (Table 26-4: Memory Programming Requirements).

### Rev B Document (3/2004)

Added silicon issues 4 (External Memory Bus) and 5 (USART). Previous Data Sheet Clarification issues 1-9 and 11 were removed; previous issues 10, 12 and 13 remain and are now numbered 1-3.

### Rev C Document (8/2004)

Revised silicon issue 3 (MSSP – SPI, Slave Mode). Revised Data Sheet Clarification issue 2 (DC Characteristics) and added issue 4 (Timer0 Block Diagrams), 5 (DC Characteristics – VDD Specifications) and 6 (DC Characteristics).

### Rev D Document 1/2005)

Removed silicon issue 3 (MSSP – SPI, Slave Mode). Updated silicon issues 1 (I/O Ports – Parallel Slave Port), 2 (Core – DAW Instruction), 3 (External Memory Bus) and 4 (USART). Revised Data Sheet Clarification issues 1 (Table 23-1: Configuration Bits and Device IDs), 2 (DC Characteristics: Power-Down and Supply Current), 3 (Table 26-4: Memory Programming Requirements), 4 (Timer0 Block Diagrams) and 5 (DC Characteristics – VDD Specifications. Added Data Sheet Clarification issues 7 (Voltage-Frequency Graph), 8 (External Clock Timing Requirements), 9 (CCP), 10 (Voltage Reference Specifications), 11 (OSCCON Register), 12 (Instruction Set – BTG) and 13 (A/D Converter Characteristics).

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

@ 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao

Tel: 86-532-502-7355 Fax: 86-532-502-7205

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

**Singapore** Tel: 65-6334-8870

Fax: 65-6334-8850

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

#### **EUROPE**

Austria - Weis

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Ballerup

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Ismaning** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 England - Berkshire

Tel: 44-118-921-5869 Fax: 44-118-921-5820